Abstract-In order to develop precision vertex detectors for the future linear collider, fast monolithic active pixel sensors are studied. A standard CMOS 0.25 m digital process is used to design a test chip which includes different pixel types, column-level discriminators, and a fully programmable digital sequencer. In-pixel amplification is implemented together with double sampling. Different charge-to-voltage conversion factors were obtained using amplifiers with different gains or diode sizes. Pixel architectures with dc and ac coupling to charge sensing element were proposed. Hits from conversion of 55 Fe photons were recorded for the dc-coupled and ac-coupled pixel versions. Double sampling is functional and allows almost a complete cancellation of fixed pattern noise.
I
N the next generation of linear colliders, such as the next linear collider (NLC), the Japanese Linear Collider (JLC) and the TeV Energy Superconducting Linear Accelerator (TESLA), precise vertex measurements will be necessary to study the Higgs mechanism. Thus, precision vertex detectors will be a strong requirement. Secondary vertex measurements make a high-resolution vertex detector a necessary part of the detecting system mechanism in future high energy physics experiments.
Dramatic improvements in the spatial resolution are requested making the use of Active Pixel Sensors (APS) an attractive alternative to Hybrid Pixel Sensors (HPS) both in terms of electronic/detector integration and material thickness. There has been significant progress done by the IReS/LEPSI-Strasbourg group in the use of the monolithic active pixel sensors (MAPS) for the detection of Minimum Ionizing Particles (MIP) [1] . In these detectors an array of active sensors with a readout circuitry is integrated into a monolithic silicon structure. These sensors are designed with standard CMOS technology and have significant advantages over charge coupled devices (CCDs). The two strong points of MAPS are the high radiation hardness and the flexibility of the readout architecture design. In this paper, the chip designed with new all-NMOS pixel architectures with integrated correlated double sampling (CDS), suitable for charged particle detection is presented.
The classical 3-T photodiode CMOS active pixels need some modifications to be used for the challenging readout time scenarios in future vertex detectors of high energy physics experiments. In the best cases, the maximum charge-to-voltage conversion factor (CVF) achievable is limited to V/e with n-well/p-epi diodes in mainstream CMOS technologies. This is not sufficient to overcome the residual pixel-to-pixel and column-to-column fixed-pattern-noise (FPN). In order to implement on-line data sparsification some in-pixel amplification of the signal is required for higher CVF. The amplifier has to be located as close as possible to the detection diode for optimum noise performance. The correlated sampling processing (CDS) can be performed on the amplified signal with less risk of deterioration of the noise performance. The implementation of the CDS processing in-pixel is required to suppress the reset noise and pixel-to-pixel offset nonuniformities. The latest are typically of the order of the signal generated by an impinging particle. The first step toward the on-chip data processing was the MIMOSA6 chip [2] . The design showed the usefulness of the two memory cells implemented in pixel for signal extraction. The signal is built by subtracting the samples latched in two time intervals. In this previous design residual pixel-to-pixel FPN was too important to use effectively the discriminators implemented on the chip. Those were tested separately assessing their good performances.
II. PIXEL DESIGNS

A. DC-Coupling Pixel Design
The pixel design with dc-coupling of the amplifier to the charge sensing diode is the basis of the chip design described in this paper. This pixel architecture, derived from [3] and proposed in [4] , uses a common-source (CS) preamplifying stage placed closest to the charge collecting diode, and double sampling circuitry with a serial capacitor, a switch, and a source follower (SF) combination to store the reset level of the detector [ Fig. 1(a) ]. This reset level is memorized until the next readout of the pixel. During this second access to the pixel, the reset level is subtracted from the signal level, and then a new reset value is sampled to be used in subsequent readout. The short interval between readouts in this application gives us the opportunity to store easily the reset level of the detector in the pixel. Offset mismatches of the amplifiers are also suppressed as a result of the double sampling process. The threshold voltage mismatches of the SFs are subsequently corrected by a second double sampling process performed at the column level.
The voltage , sampled by the readout circuitry during the RD phase, is the signal which also comprises the offset of the SF stage. The voltage , sampled during CALIB phase, is the offset of SF stage. The useful signal is the difference between these two levels, free from the reset noise and offset mismatches of the CS and SF stages.
This pixel achieves high CVF using only eight transistors in the pixel. The amplifier is based on the NMOS transistor common source architecture loaded with diode connected NMOS transistor, both operated in strong inversion. The total voltage gain is the ratio of the transconductances of the common source transistor and the load one. The dc current bias of the amplifier is determined by the voltage across the charge collecting diode. The voltage established on the diode after the reset phase is equal to the voltage of CS transistor. Further pixel design details can be found in [4] . SPICE simulations show that the pixel can be read in 100 ns. In the timing presented in Fig. 1(b) , an additional duration of 40 ns for discrimination and 20 ns for simplification of the digital part in the whole chip were added and used in the current design. 
B. Optional AC-Coupling Pixel Design
The pixel design with the direct ac-coupling of the amplifier to the charge sensing diode was proposed for the first time and used as a test structure for the current chip design. The pixel architecture exploits an autoreverse polarized charge collecting diode [5] , in-pixel amplifier ac-coupled to the charge sensitive element and circuitry for CDS [ Fig. 2(a) ].
The CDS circuitry is similar to that used in the dc-coupled pixel version. The charge sensitive element is a two diode system, with an n-well/p-epi diode, collecting the charge available after particle impact, and a p-plus/n-well diode, providing a constant reverse bias of the first one.
The signal of the charge sensitive element is delivered to the amplifier via the series capacitance obtained by placing the polysilicon plate over the n-well area, as it is shown in Fig. 2(b) . The 2.5 V transistor gate oxide is used, providing a fF of the coupling capacitance. This value of the coupling capacitance is high enough, compared to the fF value of the input capacitance of the CS amplifier, to result in good signal transmission. The signal is amplified by a CS stage featuring a voltage gain in the range of 15-20. The aim for CVF was 150 V/e as it was obtained in SPICE simulations. Although the charge collecting diode bias and amplification circuitry are different for both pixel designs, the same timing diagram was adopted to operate the ac-coupled pixel.
The principle of the direct ac coupling of the autoreverse polarized charge sensitive element and the amplifier is shown in . The choice of ac-coupling instead of dc-coupling allows biasing the amplifier input transistor independently of the potential settled on the n-well region during the detector operation. As a result, the n-well diode is polarized with the maximum voltage available in the technology process leading to some optimization of the charge collection process.
The ac-coupling pixel does not use a reset transistor for restoring the reverse bias of the diode. In this case, the CDS is used to extract the signal from the particle impact in the continuous readout operation. The reference, being the state of the previous readout cycle, is subtracted from the level measured for each new pixel reading cycle.
III. ARCHITECTURE OF THE CHIP
A test chip was designed using a 0.25 m CMOS digital process available through the MOSIS service. The chip consists of four subarrays of 32 32 pixels each, 24 column-level discriminators for signal sparsification, a fully programmable digital sequencer and a bloc of 6-to-1 output multiplexers for binary outputs, as it is shown in Fig. 3 . The pixel pitch is 25 m. The bottom three subarrays are built with the dc-coupling pixel type.
The three subarrays were designed aiming at different values of CVFs obtained for different diode sizes.
The first array from the top of the chip is built with the ac-coupling pixel type. Thin gate oxide transistors were used for the digital part ( V) and thicker gate oxide transistors for the analog part ( 3.3 V). 2.5 V/3.3 V translators were introduced to interface the sequencer and the analog part. Digital I/O pads include also 2.5 V/3.3 V or 3.3 V/2.5 V translators. All external digital signals are sent in single-ended CMOS 3.3 V logic.
The chip readout is organized in columns processed in parallel. The first 24 columns are connected to discriminators, multiplexed onto four outputs. The last eight columns of 32 are connected directly to the analog outputs omitting the discriminators. Their analog outputs can be directly observed on the output pads. These direct outputs were used for testing of pixels with the results presented in the latter part of the paper. An internal point in the pixel before clamping was made available for the last column of pixels on one additional output pad of the eights column. This additional line allows measuring the output level of the amplifier. The bloc-diagram of the digital part is shown in Fig. 4 . The digital part generates the patterns necessary for addressing, resetting, and double sampling the signals in pixels and discriminators using a column parallel way. The pattern is fully programmable allowing testing of the chip under different timing conditions with respect to the waveforms shown in Fig. 1 . The timing pattern is loaded into the chip during a programming phase. The low-speed synchronous serial interface is used for this purpose. The end of the programming phase starts the normal readout operation. The readout starts with the first row. Moreover, the resynchronization of the readout can be done anytime by sending a short pulse to the chip via the serial interface. An external high-speed CMOS signal is used for clocking the chip (max is 100 MHz). The rows are selected sequentially every 16 clock cycles using a multiplexer and the readout pattern is applied to each row selected. The serializer bloc realizes a temporal multiplexing of the binary outputs signals (column discriminators) at a frequency value half that of the main clock frequency. The test module allows the observation of some internal control signals. One of these signals, generated at the beginning of the readout of the first row, is used to synchronize the chip with the data acquisition board. The chip sends its own clock signal synchronous with the analog data available for the last eight columns. This clock can be used as an analog-to-digital conversion clock for the data acquisition system.
The design of comparators is based on an autozeroed amplifying stage and a dynamic latch, as it is shown in Fig. 5 . The comparators in MIMOSA8 are an improved version of the previous design implemented in MIMOSA6 and presented in [6] , [2] . The architecture was modified to use MOS capacitors instead of poly-poly linear capacitors, because the fabrication process does not feature this type of capacitors. To obtain a good linearity, care had to be taken to bias the capacitors in the inversion mode. Level shifters before capacitors were used for this purpose. Thanks to the MOS capacitors, which have small dimensions, the size of the comparators is not increased with respect to the previous design. A single discriminator occupies the area of 220 25 m .
The discriminators subtract from for each pixel, and compare it with the reference differential voltage .
IV. TEST RESULTS
Two kinds of measurements were performed on the chip. At the first phase, standard tests, oriented onto the estimation of the basic parameters of the chip, were performed. In the second step, the tests aiming at verification of the detection performances were carried out using a Fe source.
A. Tests Without Source
At the first step, in order to estimate some pixel parameters like pedestals, noise and their variations between pixels, the analog outputs were tested with a digital oscilloscope. The digital part generates a signal synchronized with the access to the first row of the pixel array. The analog signal from a single, selected column was examined using this synchronizing signal. It was possible to observe the signal of one single pixel in this way. During the tests with the oscilloscope, the clock operating frequency was of the order of 10 MHz, allowing clearly the observation of different phases (the first readout, reset of the charge collecting diode, reset of the clamping capacitance, second readout-calibration in the pixel access). At the latter step, measurements with main clock frequency of up to 100 MHz were also successfully performed. A thorough study of the analog outputs was made. The three subarrays of pixels with the dc-coupling were tested at the beginning as the basic option aiming validation of the new clamped CDS circuitry. The tests of the subarray with ac-coupling pixels, featuring more complex design, were performed later.
The direct analog output signal observed for the dc-coupling option of the pixel design is shown in Fig. 6 . It is worth noting the presence of 2 levels for each pixel ( and ) visible on the waveform recorded. The black part is the pedestal and the grey lines correspond to the signal, appearing when a Fe source was put in front of the detector. The useful signal is the difference between these two levels. Tests without the source showed that the double sampling could eliminate offset dispersions of the in-pixel amplifying stage. The offset dispersions of the source follower output stage are to be corrected later by the column readout circuitry (discriminators). The two samples were recorded for each pixel and then subtracted offline, resulting in dispersions level less than 1 m . As one row of pixels is selected during readout phase, the power consumption is column. In order to measure more precisely the pixel parameters, the chip was installed inside a dedicated VME-based data acquisition system. The system is composed of -two fast analog-to-digital conversion VME boards, installed inside a diskless VME system under LynxOS; -an intermediate card delivering power supplies for the proximity board with the MIMOSA8 chip and transmission of digital signals between the proximity board and the data acquisition system. The dedicated PC computer under Linux, running the software orchestrating data acquisition, was used to control the VME board and to store the acquired data on the disk. The chip was programmed using the parallel port of the PC. Fig. 7 shows the distribution of pixel-to-pixel dispersions for full readout sequence with on-pixel CDS and subtraction of the (50 mV/div, f = 10 MHz). The useful signal for each pixel is the difference between these two levels, normally extracted by the column readout circuitry. A high-amplitude hit is clearly detected on pixel (n) during the read phase, corresponding to full energy deposition of the X photon. Other hits appear distinctly.
calibration level at different clock frequencies. Gauss fit of the distributions gives mean values of 2.47, 0.70, and 0.66 ADC Units, respectively for 1, 10, and 25 MHz. The rms value of dispersions of pedestals is below 1 ADC unit corresponding to 0.5 mV ( 1.05, 0.71, and 0.90 ADC Units for 1, 10, and 25 MHz). The shift of the average value for lower clock frequencies is probably due to the increase of the dark current, being interpreted as a signal in the data analysis. The distributions of the r.m.s. values of temporal noise are shown in Fig. 8 . The measured mean value, after gauss fit, is lower than 2 ADC units, corresponding to 1 mV ( 1.73, 1.71, and 1.82 ADC Units respectively for 1, 10, and 25 MHz).
The temporal noise is almost not dependent on the clock frequency. Thus, the main noise source is identified to be the thermal noise of the CS stage sampled on the clamping capacitor. The results presented in Figs. 7 and 8 were obtained putting together distributions obtained for all subarrays with dc-coupling pixels. Independently of the measurements with the VME data acquisition system, the temporal noise was measured using the oscilloscope, increasing the readout clock frequency up to MHz. The noise measured was still lower than 1 m . Fig. 7 . Distribution of pixel-to-pixel dispersions for full readout sequence with on-pixel CDS operation and subtraction of the calibration level for different readout frequencies. 
B. Tests With Fe Source
The ability to detect ionizing radiation was tested with soft X-ray photons from a Fe source. A 9.8-mCi Fe source was placed in a dark box at approximately 1 cm of the chip with no material in between. After 15 min of acquisition time, the hits could be seen on the oscilloscope as jumps on the output signal during the RD phase, as it is shown in Figs. 6, 9 and 10 for dc-coupling and ac-coupling pixel versions, respectively. It can be observed that the frequency of high amplitude peaks is higher in the case of the ac-coupling pixel oscillogram, due to the bigger charge collecting diode size and higher reverse voltage used for biasing the diode.
The VME-based data acquisition system was used in order to obtain quantitative results. The data acquired by the acquisition system were analyzed using the software allowing noise, pedestal, and hit reconstruction based on standard algorithms for signal analysis from solid state detectors. The conversion factors for dc-coupling pixel architectures were measured. The calibration is done, assuming that maximum signal observed corresponds to the events of the photon impacts with conversion taking place in the volume of the n-well or in the depletion zone of the charge collecting diode. In these cases, the full quantity of the generated charge is collected within one pixel and no charge losses are possible.
Figs. 11 and 12 show the hit histogram obtained for pixel subarray 2 visualizing all pixels of the identified clusters only. A lower limit threshold of on measured signals was made to eliminate noise. The value of represents the noise computed on the data taken during the exposure to the source. Similar results obtained for the pixel subarray 4 are shown in Figs. 13 and 14. In these plots, 1 ADC unit corresponds to 500 V of the sampled signal.
The conversion between the measured voltage and the charge collected by the diode was estimated, knowing the energy of the photons from the source to be 5.9 keV for the dominating emission mode, corresponding roughly to 1600 e /h generated in silicon. The 5.9 keV peak (called calibration peak) is due to the total collection of charge by a single pixel. This calibration peak is clearly visible in Figs. 12, and 14. The second 6.4-keV peak can also be distinguished in Figs. 12 and 14 . The difference in diode sizes for the design subarrays 2 and 4 results in a difference in statistics of entries in the calibration peaks from Figs. 12 and 14. The knowledge of CVF allows estimating of noise, which does not exceed 18 e ENC for the worst case (i.e., for the pixel with lowest CVF). The results obtained in this way allow the demonstration of good ionizing radiation detection capabilities for this new pixel architecture, with low noise and low pixel-to-pixel dc level dispersion.
The subarray containing the ac-coupling pixel design was tested in the similar setup. The estimated value of CVF amounts to 110 V/e and the measured temporal noise value was e . The results obtained in tests with readout clock frequencies 5, 10, and 25 MHz are summarized in Table I . The signal for a Fe source is higher than the one which would be expected for a MIP (an average of ), so the tests of the MIPs detection will be the next step forward. The good signal-to-noise ratio, obtained for a Fe source, shows that the detection of charged relativistic particles should be possible. Beam tests are expected to complete the results presented in this paper. The next step is to test the array of pixels coupled to the discriminators, to verify the binary mode of the detector readout. The binary outputs of discriminators were all proved functional in separate tests, when external signals were injected to the discriminator inputs.
V. CONCLUSION
The new method described here based on the series connection of the clamped capacitance for double sampling enables the offset of each pixel to be literally eliminated. The prototype detector, consisting of 128 rows, can be read out and discriminated within 20 s with this design. Taking into account the temporal noise level and the residual FPN, the detection of MIPs should be possible using this technique. The small value of the residual pixel-to-pixel dc-level variation opens the way to efficient on chip discrimination of the signal during the readout of the detector, leading to on-line data sparsification. The on-line sparsification is an issue for the layers L1 and L2 of the vertex detector in a future linear collider, where a high hit occupancy is expected. The feasibility of in-pixel double sampling with preamplification was successfully established. The design of the pixel with a direct ac-coupling of the amplifier to the charge collecting diode was shown to be functional. Implementation of the on-chip analog-to-digital conversion and full data processing with digital hit reconstruction is still another future challenge.
The next step for the characterization of the chip will be to make further statistical measurements on analog and binary outputs using a fast data acquisition system currently under development. Moreover, this will allow tests at higher clocking frequencies.
